Torus Ring : Improving Interconnection Network Performance by Modifying Hierarchical Ring(Computer Systems)

スポンサーリンク

概要

• 論文の詳細を見る

• In this letter, we propose "Torus Ring", which is a modified version of 2-level hierarchical ring. The Torus Ring has the same complexity as the hierarchical rings, since the only difference is the way it connects the local rings. It has an advantage over the hierarchical ring when the destination of a packet is the adjacent local ring, especially to the backward direction. Although we assume that the destination of a network packet is uniformly distributed across the processing nodes, the average number of hops in Torus Ring is equal to that of the hierarchical ring. However, the performance gain of the Torus Ring is expected to increase, due to the spatial locality of the application programs in the real parallel programming environment. In the simulation results, latencies of the interconnection network are reduced by up to 19%, with moderate ring utilization ratios.

• 社団法人電子情報通信学会の論文
• 2005-05-01

著者

• Jhon Chu

  Faculty Of School Of Elecrical Engineering And Computer Science Seoul National University

• Jhon Chu

  Faculty Of Seoul National University

• Kwak Jong

  Department Of Electrical Engineering And Computer Science Seoul National University

• BAN Hyong

  Telecommunication Network Business in Samsung Electronics

• KWAK Jong

  Department of Computer Engineering, Yeungnam University

関連論文

• Robust Delay Control for Audio Streaming over Wireless Link(Networks)
• Torus Ring : Improving Interconnection Network Performance by Modifying Hierarchical Ring(Computer Systems)
• The Impact of Branch Direction History Combined with Global Branch History in Branch Prediction(Computer Systems)
• Throttling Capacity Sharing Using Life Time and Reuse Time Prediction in Private L2 Caches of Chip Multiprocessors
• Bypass Extended Stack Processing for Anti-Thrashing Replacement in Shared Last Level Cache of Chip Multiprocessors
• Write Avoidance Cache Coherence Protocol for Non-volatile Memory as Last-Level Cache in Chip-Multiprocessor

スポンサーリンク