Self-Reconfiguring of 1 1/2-Track-Switch Mesh Arrays with Spares on One Row and One Column by Simple Built-in Circuit(Dependable Computing)
スポンサーリンク
概要
- 論文の詳細を見る
We present a built-in self-reconfiguring system for a mesh-connected processor array where faulty processor elements are compensated for by spare processing elements located in one row and one column. It has advantages in that the number of spare processing elements is small and additional control circuits and networks for changing interconnections of processing elements is so simple that hardware overhead for reconfiguration is also small. First, to indicate the motivation to the proposed reconfiguration scheme, we briefly describe other schemes with the same number of spares as that of the proposed scheme where faulty processing elements are replaced using straight shifts toward spares, and compare their reconfiguration probabilities to each other. Then, we show that a variant of the proposed scheme has the highest probability. Next, we present a built-in self-reconfiguring system for the scheme and formally prove that it works correctly. It can automatically replace faulty processors by spare processors on detecting faults of processors.
- 社団法人電子情報通信学会の論文
- 2004-10-01
著者
関連論文
- A Novel Learning Algorithm Which Makes Multilayer Neural Networks Multiple-Weight-Fault Tolerant(Dependable Systems)(Dependable Computing)
- Self-Reconfiguring of 1 1/2-Track-Switch Mesh Arrays with Spares on One Row and One Column by Simple Built-in Circuit(Dependable Computing)
- An implementation of a fault-tolerant 2D systolic array on an FPGA and its evaluation (ディペンダブルコンピューティング)
- An Efficiently Self-Reconstructing Array System Using E-11/2-Track Switches(Fault Tolerance)
- A System for Efficiently Self-Reconstructing 11/2-Track Switch Torus Arrays
- A Graph-Theoretic Approach to Minimizing the Number of Dangerous Processors in Fault-Tolerant Mesh-Connected Processor Arrays(Special Issue on Function Integrated Information Systems)
- An FPGA Implementation of a Self-Reconfigurable System for the 1 1/2 Track-Switch 2-D Mesh Array with PE Faults