Reduction of Background Computations in Block-Matching Motion Estimation(Video/Image Coding)(<Special Section>Applications and Implementations of Digital Signal Processing)
スポンサーリンク
概要
- 論文の詳細を見る
A new algorithm and architecture to eliminate redundant operations in block-matching (BM) motion estimation is proposed. The key step of this work is to use binary-matching to define image regions with the static background content and then exclude these regions from the actual motion estimation. According to experiments, the approach maintains the highest PSNR, while making as half as less computations in comparison to the adaptive BM or 1/8 of the computations required by the full-search BM. An implementation scheme is outlined.
- 社団法人電子情報通信学会の論文
- 2004-03-01
著者
-
Masunaga Koichi
Graduate School Of Information Production And Systems Waseda University
-
モシニャガ ワシリー
Department Of Informatics Kyushu University
-
Moshnyaga Vasily
Department of Electronics, Kyoto University
-
Moshnyaga Vasily
京都大学工学研究科電子通信工学教室
-
Moshnyaga Vasily
Department Of Electronics Kyoto University
関連論文
- Quantitative Evaluation of State-Preserving Leakage Reduction Algorithm for L1 Data Caches
- 低消費電力化を目的とした適応型ウェイ予測キャッシュとその評価(低消費 LSI-2, システムオンシリコン設計技術並びにこれを活用した VLSI)
- 低消費電力化を目的とした適応型ウェイ予測キャッシュとその評価(低消費 LSI-2, システムオンシリコン設計技術並びにこれを活用した VLSI)
- 待機状態ラインに対する参照局所性を考慮した低リーク・キャッシュの性能低下抑制方式(キャッシュメモリ)(デザインガイア2004-VLSI設計の新しい大地を考える研究会-)
- 二電源電圧を用いた命令発行メモリの低消費電力化手法
- 二電源電圧を用いた命令発行メモリの低消費電力化手法
- 実時間動き補償向け省メモリ型アレーアーキテクチャ
- 演算器共有・選択を考慮したパイプラインデータパスの合成手法
- A-66 配線遅延を考慮したレジスタ転送レベルにおける遅延評価(A-3. VLSI設計技術,一般講演)
- Multiplier Energy Reduction by Dynamic Voltage Variation(VLSI Circuit, VLSI Design and CAD Algorithms)
- Register-Transfer Module Selection for Sub-Micron ASIC Design : LETTER Special Issue on Synthesis and Verification of Hardware Design
- A Floorplan Based Methodology for Data-Path Synthesis of Sub-Micron ASICs (Special Issue on Synthesis and Verification of Hardware Design)
- Instruction Encoding for Reducing Power Consumption of I-ROMs Based on Execution Locality
- Trends in High-Performance, Low-Power Cache Memory Architectures
- Omitting Cache Look-up for High-Performance, Low-Power Microprocessors(Special Issue on High-Performance and Low-Power Microprocessors)
- C-027 マルチ・スレッド実行を前提としたキャッシュ・リーク削減アルゴリズムの評価(C.アーキテクチャ・ハードウェア)
- Reduction of Background Computations in Block-Matching Motion Estimation(Video/Image Coding)(Applications and Implementations of Digital Signal Processing)
- Adaptive Bitwidth Compression for Low Power Video Memory Design(Special Section of Selected Papers from the 14th Workshop on Circuits and Systems in Karuizawa)
- Issue Queue Energy Reduction through Dynamic Voltage Scaling(Special Issue on High-Performance and Low-Power Microprocessors)
- データ圧縮による画像処理用メモリの低消費電力化手法とその評価
- データ圧縮による画像処理用メモリの低消費電力化手法とその評価
- Reducing Cache Energy Dissipation by Using Dual Voltage Supply(Special Section on VLSI Design and CAD Algorithms)
- A Novel Computationally Adaptive Hardware Algorithm for Video Motion Estimation (Special Issue on Integrated Electronics and New System Paradigms)