A Novel Layout Approach Using Dual Supply Voltage Technique on Body-Tied PD-SOI(Floorplan)(<Special Section>VLSI Design and CAD Algorithms)
スポンサーリンク
概要
- 論文の詳細を見る
This paper presents a novel layout approach using dual supply voltage technique. In Placing and Routing (P&R) phase, conventional approaches for dual supply voltages need to separate low supply voltage cells from high voltage ones. Consequently its layout tends to be complex compared with single supply voltage layout. Our layout approach uses cells having two supply voltage rails. Making these cells is difficult in bulk due to increase in area by n-well isolation or in delay by negative body bias caused by sharing n-well. On the other hand, making cells with two supply voltage rails is easy in body-tied PD-SOI owing to trench isolation of each body of transistor. Since our approach for dual supply voltages offers freedom for placement as much as conventional ones for single supply voltage, exsting P&R tools can be used without special operation. Simulation results with MCNC circuits and adders show that our approach reduces power by 23% and 25%, respectively, showing almost the same delay with single supply voltage layout.
- 2004-12-01
著者
-
Tada Akira
Renesas Technology Corp.
-
Numa Masahiro
Graduate School Of Science And Technology Kobe University
-
Numa Masahiro
Graduate School Of Engineering Kobe University
-
Numa Masahiro
Faculty Of Engineering Kobe University
-
Iijima Masaaki
Graduate School Of Science And Technology Kobe University
-
Tada A
Renesas Technology Corp.
-
FUKUOKA Kazuki
Faculty of Engineering, Kobe University
-
IIJIMA Masaaki
Faculty of Engineering, Kobe University
-
HAMADA Kenji
Faculty of Engineering, Kobe University
-
TADA Akira
LSI Product Technology Unit, Renesas Technology Corp.
-
Fukuoka Kazuki
Faculty Of Engineering Kobe University
-
Hamada Kenji
Faculty Of Engineering Kobe University
関連論文
- A Novel Layout Approach Using Dual Supply Voltage Technique on Body-Tied PD-SOI(Floorplan)(VLSI Design and CAD Algorithms)
- An Error Diagnosis Technique Based on Location Sets to Rectify Subcircuits
- Look-Ahead Dynamic Threshold Voltage Control Scheme for Improving Write Margin of SOI-7T-SRAM(Memory Design and Test,VLSI Design and CAD Algorithms)
- Boosted Voltage Scheme with Active Body-Biasing Control on PD-SOI for Ultra Low Voltage Operation(Digital,Low-Power, High-Speed LSIs and Related Technologies)
- An Evaluation of Triple Density Error Diffusion for Medical Monochrome LCDs(Image)
- Application of Error Diagnosis Technique to Incremental Synthesis(Design Methodology)(VLSI Design and CAD Algorithms)
- Three-Dimensional Prediction for Lossless Coding of Digital RGB Image
- A Reconfigurable Machine : RM-III and Its Applications
- Dihydropyrrolizines from the Male Scent-Producing Organs of a Danaid Butterfly, Ideopsis similis (Lepidoptera: Danaidae) and the Morphology of Alar Scent Organs
- An Error Diagnosis Technique Based on Clustering of Elements
- Robust Subthreshold CMOS Digital Circuit Design with On-Chip Adaptive Supply Voltage Scaling Technique
- Subthreshold SRAM with Write Assist Technique Using On-Chip Threshold Voltage Monitoring Circuit