An Approach to Extract Extrinsic Parameters of HEMTs
スポンサーリンク
概要
- 論文の詳細を見る
To extract extrinsic resistances, conventional cold-FET methods require additional DC measurements or channel technological parameters. Additionally, the methods need at least two sets of cold-FET S-parameters measured at different cold-FET bias conditions in order to completely determine gate and drain pad capacitance as well as extrinsic gate, source and drain inductance and their resistances. One set of S-parameters handles the extraction of extrinsic inductances, and the other set extracts the gate and drain pad capacitance. To be free from additional DC measurement or channel technological parameters and reduce the number of sets of cold-FET S-parameters, we propose a cold-FET method that can extract all the extrinsic elements including the gate and drain capacitance, using only one set of cold-FET S-parameters. The method has shown excellent agreement between modeled and measured S-parameters up to 62 GHz at 56 different normal operating bias points.
- 社団法人電子情報通信学会の論文
- 2000-12-25
著者
-
JEONG Yoon-Ha
Department of Electronic and Electrical Engineering, Pohang University of Science and Technology
-
Jeong Yoon-ha
Department Of Electrical And Electronic Engineering Pohang University Of Science And Technology
-
JEON Man-Young
Digital Comm.Lab., IP Sector, Samsung Advanced Institute of Technology
-
Jeon Man-young
Digital Comm.lab. Ip Sector Samsung Advanced Institute Of Technology
-
Jeong Yoon-Ha
Department of Creative IT Excellence Engineering, Pohang University of Science and Technology (POSTECH), Pohang, Gyeongbuk 790-784, Republic of Korea
関連論文
- A Technique for Extracting Small-Signal Equivalent-Circuit Elements of HEMTs (Special Issue on High-Frequency/speed Devices in the 21st Century)
- ED2000-59 / SDM2000-59 Calculation of Electrical Transport Properties for Novel Single Gated Single Electron Transistors
- ED2000-59 / SDM2000-59 Calculation of Electrical Transport Properties for Novel Single Gated Single Electron Transistors
- Effects of Sulfide Treatment on InP Metal-Insulator-Semiconductor Devices with Photochemical Vapor Deposit P_3N_5 Gate Insulators
- Enhanced Current-Voltage Characteristics of Al_Ga_As/In_Ga_As/GaAs P-HEMTs Using an Inverted Double Channel Structure
- AlInAs/InP Delta-Doped Channel Field Effect Transistor Grown by Organometallic Chemical Vapor Deposition
- Simple Experimental Determination of the Spread of Trapped Hot Holes Injected in Silicon-Oxide-Nitride-Oxide-Silicon (SONOS) Cells : Optimized Erase and Cell Shrinkage
- Spatial and Temporal Characterization of Programming Charge in SONOS Memory Cell : Effects of Localized Electron Trapping
- Performance of Single-Electron Transistor Logic Composed of Multi-gate Single-Electron Transistors
- Effects of Sulfide Passivation on the Performance of GaAs MISFETs with Photo-CVD Grown P_3N_5 Gate Insulators
- Optically Detected Resonance Studies of Neutral and Negatively Charged Donors in GaAs/AlGaAs Quantum Well Structures
- An Approach to Extract Extrinsic Parameters of HEMTs
- Improved Degradation and Recovery Characteristics of SiGe p-Channel Metal--Oxide--Semiconductor Field-Effect Transistors under Negative-Bias Temperature Stress
- Spatial and Temporal Characterization of Programming Charge in SONOS Memory Cell: Effects of Localized Electron Trapping
- Optically Detected Resonance Studies of Neutral and Negatively Charged Donors in GaAs/AlGaAs Quantum Well Structures