Design and Implementation of a Low-Power Multiple-Valued Current-Mode Integrated Circuit with Current-Source Control (Special Issue on New Concept Device and Novel Architecture LSIs)
スポンサーリンク
概要
- 論文の詳細を見る
A new multiple-valued current-mode (MVCM)integrated circuit using a switched current-source control technique is proposed for a 1.5 V-supply high-speed arithmetic circuit with low-power dissipation. The use of a differential logic circuit (DLC) with a pair of dual-rail inputs makes the input voltage swing small, which results in a high driving capability at a lower supply voltage, while having large static power dissipation. In the proposed DLC using a switched current control technique, the static power dissipation can be greatly reduced because current sources in non-active circuit blocks are turned off. Since the gate of each current source is directly controlled by using a multiphase clock whose technique has been already used in dynamic circuit design, no additional transistors are required for current-source control. As a typical example of arithmetic circuits, a new 1.5 V-supply 54×54-bit multiplier based on a 0.8 μm standard CMOS technology is also designed. Its performance is about 1.3 times faster than that of a binary fastest multiplier under the normalized power dissipation. A prototype chip is also fabricated to confirm the basic operation of the proposed MVCM integrated circuit.
- 社団法人電子情報通信学会の論文
- 1997-07-25
著者
-
HANYU Takahiro
Department of Computer and Mathematical Sciences, Graduate School of Information Sciences, Tohoku Un
-
KAMEYAMA Michitaka
Department of Computer and Mathematical Sciences, Graduate School of Information Sciences, Tohoku Un
-
Kameyama Michitaka
Department Of Computer And Mathematical Sciences Graduate School Of Information Sciences Tohoku Univ
-
KAZAMA Satoshi
Department of Computer and Mathematical Sciences, Graduate School of Information Sciences, Tohoku Un
-
Kazama S
Electromagnetic Compatibility Res. Lab. Co. Ltd.
-
Kameyama Michitaka
Department Of Computer And Mathematical Sciences Graduate School Of Information Sciences Tohoku Univ
-
Hanyu Takahiro
Department Of Computer And Mathematical Sciences Graduate School Of Information Sciences Tohoku Univ
-
Hanyu Takahiro
Department Of Computer And Mathematical Sciences Graduate School Of Information Sciences Tohoku Univ
関連論文
- Implementation of a DRAM-Cell-Based Multiple-Valued Logic-in-Memory Circuit
- Dynamic-Storage-Based Logic-in-Memory Circuit and Its Application to a Fine-Grain Pipelined System(Special Issue on High-Performance and Low-Power Microprocessors)
- Collision Detection VLSI Processor for Intelligent Vehicles Using a Hierarchically-Content-Addressable Memory (Special Issue on Integrated Electronics and New System Paradigms)
- Collision Detection VLSI Processor for Highly-Safe Intelligent Vehicles Using a Multiport Content-Addressable Memory
- Quantum-Device-Oriented Multiple-Valued Logic System Based on a Super Pass Gate
- Multiple-Valued Logic-in-Memory VLSI Architecture Based on Floating-Gate-MOS Pass-Transistor Logic (Special Issue on Integrated Electronics and New System Paradigms)
- Design and Implementation of a Low-Power Multiple-Valued Current-Mode Integrated Circuit with Current-Source Control (Special Issue on New Concept Device and Novel Architecture LSIs)