A Switched Virtual-GND Level Technique for Fast and Low Power SRAM's

スポンサーリンク

概要

• 論文の詳細を見る

• Fast and low-power circuit techniques suitable for size-configurable SRAM macrocells are described. An SRAM cell architecture using virtual-GND lines along bitlines is proposed; each virtual-GND line switches the potential by inner read-enable and column-address-decoded signals. Reducing the active power dissipation in the memory array and shortening the time for writing data are simultaneously accomplished. The range of available supply voltages is enhanced by adoptive higher virtual-GND level control with a simple voltage limiter. An SRAM-macrocell test chip is designed and fabricated with 0.5-μm CMOS technology. A 4K-word ×6-bit organization SRAM demonstrates 186-MHz operation at a 3.3-V typical power supply. Its power dissipation at a practical operating frequency, 100-MHz, is reduced to 29% (25-mW) by the proposed virtual-GND line techniques.

• 一般社団法人電子情報通信学会の論文
• 1997-12-25

著者

• SHIBATA Nobutaro

  NTT System Electronics Laboratories

関連論文

• Megabit-Class Size-Configurable 250-MHz SRAM Macrocells with a Squashed-Memory-Cell Architecture
• Current-Sensed SRAM Techniques for Megabit-Class Integration : Progress in Operating Frequency by Using Hidden Writing-Recovery Architecture
• A Switched Virtual-GND Level Technique for Fast and Low Power SRAM's

スポンサーリンク