A Method of Multiple Fault Diagnosis in Sequential Circuits by Sensitizing Sequence Pairs (Special Issue on Fault-Tolerant Computing)
スポンサーリンク
概要
- 論文の詳細を見る
This paper presents a method of multiple fault diagnosis in sequential circuits by input-sequence pairs having sensitizing input pairs. We, first, introduce an input-sequence pair having sensitizing input pairs to diagnose multiple faults in a sequential circuit represented by a combinational array model. We call such input-sequence pair the sensitizing sequence pair in this paper. Next, we describe a diagnostic method for multiple faults in sequential circuits by the sensitizing sequence pair. From a relation between a sensitizing path generated by a sensitizing sequence pair and a subcircuit, the proposed method deduces the suspected faults for the subcircuits, one by one, based on the responses observed at primary outputs without probing any internal line. Experimental results show that our diagnostic method identifies fault locations within small numbers of suspected faults.
- 一般社団法人電子情報通信学会の論文
- 1997-01-25
著者
-
Takamatsu Yuzo
Faculty Of Engineering Ehime University
-
TAKAHASHI Hiroshi
Faculty of Fisheries, Hokkaido University
-
Yanagida Nobuhiro
Faculty Of Engineering Ehime University
-
Takahashi Hiroshi
Faculty Of Engineering Ehime University
関連論文
- Morphological Features of a Russian Freshwater Goby, Rhinogobius lindbergi (Pisces:Gobiidae), and Its Genetic Relationships to Japanese Species
- Karyotype of Siberian taimen Hucho taimen from Amur River Basin
- Spermatogenesis in immature mammals
- Diagnosing Delay Faults in Combinational Circuits under the Ambiguous Delay Model
- A Method of Generating Tests with Linearity Property for Gate Delay Faults in Combinational Circuits
- A Study for Testability of Redundant Faults in Combinational Circuits Using Delay Effects
- Improved Forward Test Generation of Sequential Circuits Using Variable-Length Time Frames (Special Issue on VLSI Testing and Testable Design)
- A Method of Multiple Fault Diagnosis in Sequential Circuits by Sensitizing Sequence Pairs (Special Issue on Fault-Tolerant Computing)