Quantum-Device-Oriented Multiple-Valued Logic System Based on a Super Pass Gate
スポンサーリンク
概要
- 論文の詳細を見る
The investigation of device functions required from the systems point of view will be important for the development of the next generation of VLSI devices and systems. In this paper, a super pass transistor (SPT) model is presented as a quantum device candidate for future VLSI systems based on multiple-valued logic. A possible quantum device structure for the SPT model is also described, which employs the concepts of a lateral-resonant-tunneling quantum-dot transistor and a heterostructure field-effect transistor. Since it has the powerful capability of detecting multiple signal levels, the SPT will be useful for the implementation of highly compact multiple-valued VLSI systems. To exploit the functionality of the SPT, a super pass gate (SP-gate) corresponding to a single SPT is proposed as a multiple-valued universal logic module. The mathematical properties of the SP-gate are discussed. A design method for a multiple-valued SP-gate network is presented. An application of SP-gates to a multiple-valued image processing system is also demonstrated. The SP-gate network for the multiple-valued image processing system is evaluated in comparison with the corresponding NMOS implementation in terms of the number of transistors, interconnections and cascaded transistor stages. The size of a generalized series-parallel SP-gate network is also evaluated in comparison with a functionally equivalent multiple-valued series-parallel MOS pass transistor network. The results show that highly compact multiple-valued VLSI systems can be achieved if the SPT-model can be realized by an actual quantum device.
- 社団法人電子情報通信学会の論文
- 1995-08-25
著者
-
HANYU Takahiro
Department of Computer and Mathematical Sciences, Graduate School of Information Sciences, Tohoku Un
-
KAMEYAMA Michitaka
Department of Computer and Mathematical Sciences, Graduate School of Information Sciences, Tohoku Un
-
Hanyu T
Tohoku Univ. Sendai‐shi Jpn
-
Kameyama Michitaka
Department Of Computer And Mathematical Sciences Graduate School Of Information Sciences Tohoku Univ
-
Deng Xiaowei
Department of Computer and Mathematical Sciences, Graduate School of Information Sciences, Tohoku Un
-
Deng Xiaowei
Department Of Computer And Mathematical Sciences Graduate School Of Information Sciences Tohoku Univ
-
Hanyu Takahiro
Department Of Computer And Mathematical Sciences Graduate School Of Information Sciences Tohoku Univ
関連論文
- Implementation of a DRAM-Cell-Based Multiple-Valued Logic-in-Memory Circuit
- Dynamic-Storage-Based Logic-in-Memory Circuit and Its Application to a Fine-Grain Pipelined System(Special Issue on High-Performance and Low-Power Microprocessors)
- Collision Detection VLSI Processor for Intelligent Vehicles Using a Hierarchically-Content-Addressable Memory (Special Issue on Integrated Electronics and New System Paradigms)
- Collision Detection VLSI Processor for Highly-Safe Intelligent Vehicles Using a Multiport Content-Addressable Memory
- Quantum-Device-Oriented Multiple-Valued Logic System Based on a Super Pass Gate
- Multiple-Valued Logic-in-Memory VLSI Architecture Based on Floating-Gate-MOS Pass-Transistor Logic (Special Issue on Integrated Electronics and New System Paradigms)
- Design and Implementation of a Low-Power Multiple-Valued Current-Mode Integrated Circuit with Current-Source Control (Special Issue on New Concept Device and Novel Architecture LSIs)