Heuristics to Minimize Multiple-Valued Decision Diagrams (Special Section on VLSI Design and CAD Algorithms)
スポンサーリンク
概要
- 論文の詳細を見る
In this paper, we propose a method to minimize multiple-valued decision diagrams(MDDs) for multiple-output functions. We consider the following: (1) a heuristic for encoding the 2-valued inputs;and (2) a heuristic for ordering the multiple-valued input variables based on sampling, where each sample is a group of outputs. We first generate a 4-valued input 2-valued multiple-output function from the given 2-valued input 2-valued functions. Then, we construct an MDD for each sample and find a good variable ordering. Finally, we generate a variable ordering from the orderings of MDDs representing the samples, and minimize the entire MDDs. Experimental results show that the proposed method is much faster, and for many benchmark functions, it produces MDDs with fewer nodes than sifting. Especially, the proposed method generates much smaller MDDs in a short time for benchmark functions when several 2-valued input variables are grouped to form multiple-valued variables.
- 社団法人電子情報通信学会の論文
- 2000-12-25
著者
-
Hasan Babu
The Department Of Computer Science And Electronics Kyushu Institute Of Technology
-
Sasao Tsutomu
The Department Of Computer Science And Electronics Kyushu Institute Of Technology
関連論文
- Generalized Reed-Muller Expressions: Complexity and an Exact Minimization Algorithm (Special Section on VLSI Design and CAD Algorithms)
- Shared Multi-Terminal Binary Decision Diagrams for Multiple-Output Functions (Special Section on VLSI Design and CAD Algorithms)
- Heuristics to Minimize Multiple-Valued Decision Diagrams (Special Section on VLSI Design and CAD Algorithms)
- A Design of AES Encryption Circuit with 128-bit Keys Using Look-Up Table Ring on FPGA(Computer Components)
- On Properties of Kleene TDDs(Special Issue on Test and Diagnosis of VLSI)
- Minimization of AND-OR-EXOR Three-Level Networks with AND Gate Sharing (Special Issue on Synthesis and Verification of Hardware Design)