On the performance of parallel algorithms on a gracefully degrading system achieved through the BSPM
スポンサーリンク
概要
- 論文の詳細を見る
The Bulk Synchronous Parallel Model, BSPM, proposed by Valiant [7] can be used to construct a gracefully degrading system, as shown in [6]. In this paper we show how using the BSPM's parameters we can estimate the cost of the overhead introduced to achieve the above system. The factors that cause the system to degrade after a processor fails are considered, and their effect is represented, as far as possible, within the parameters of the model. We can therefore estimate in advance the extent of the degradation we are likely to see using this approach.
- 社団法人電子情報通信学会の論文
- 1995-08-23
著者
-
Savva Andreas
Faculty Of Engineering Tokyo Institute Of Technology
-
Nanya Takashi
Faculty Of Engineering The University Of Tokyo
-
Nanya Takashi
Faculty Of Engineering Tokyo Institute Of Technology
関連論文
- Synthesis of Serial Local Clock Controllers for Asynchronous Circuit Design(IP Design)(VLSI Design and CAD Algorithms)
- Synthesis of Serial Local Clock Controllers for Asynchronous Circuit Design
- Eliminating Isochronic-Fork Constraints in Quasi-Delay-Insensitive Circuits
- On the performance of parallel algorithms on a gracefully degrading system achieved through the BSPM
- Integrating Smart Cards into Transaction Schemes