Optimal Granularity of Parallel Test Generation on the Client-Agent-Server Model
スポンサーリンク
概要
- 論文の詳細を見る
This paper proposes a Client-Agent-Server model (CAS model) which can decrease the work load of the client by adding agent processors to the Client-Server model and presents an approach to parallel test generation for logic circuits on the CAS model. In this paper, we consider the fault parallelism in which a cluster of faults will be allocated from the client processor to an agent processor and from an agent processor to a server processor for the CAS model. Hence, we have to consider two granulatities ; one is the size of the cluster between the client and agents, and the other is the size of the cluster between agents and severs. We formulate the problem of test generation for the CAS modle and analyze the optimal pair of granulatities in both cases of static and dynamic task allocation. Finally, we present experimental results based on an implementation of our CAS model on a network of workstations using the ISCAS'89 benchmark circuits. The experimental results are very colse to the analytical results which confirms the existence of an optimal pair of granularities that minimizes the total processing time for benchmark circuits as well as analysis.
- 一般社団法人情報処理学会の論文
- 1994-08-15
著者
-
INOUE Tomoo
Hiroshima City University
-
FUJIWARA Hideo
Nara Institute of Science and Technology (NAIST)
-
Inoue T
Hiroshima City Univ. Hiroshima‐shi Jpn
-
Fujiwara Hideo
Naist
-
Fujiwara Hideo
Nara Institute Of Science And Technology
-
Yonezawa Tomonori
Matsushita Electric Industrial Co. Ltd.
-
Inoue Tomoo
Nara Institute Of Science And Technology
-
Yonezawa Yomonori
Matsushita Electric Industrial Co., Ltd.
-
Fujiwara Hideo
Nara Inst. Of Sci. And Technol. (naist) Ikoma‐shi Jpn
-
Yonezawa Yomonori
Matsushita Electric Industrial Co. Ltd.
関連論文
- Classification of Sequential Circuits Based on τ^k Notation and Its Applications(VLSI Systems)
- Design and Optimization of Transparency-Based TAM for SoC Test
- Fault-Tolerant and Self-Stabilizing Protocols Using an Unreliable Failure Detector
- On the Effect of Scheduling in Test Generation
- A Variable-Length Coding Adjustable for Compressed Test Application
- An Adaptive Decompressor for Test Application with Variable-Length Coding
- Huffman-Based Test Response Coding
- Testing for the Programming Circuit of SRAM-Based FPGAs
- Analysis of Test Generation Complexity for Stuck-At and Path Delay Faults Based on τ^k-Notation(Complexity Theory)
- D-10-18 An Approach to Temperature Control During VLSI Test
- Design for Testability Method to Avoid Error Masking of Software-Based Self-Test for Processors
- Acceleration of Test Generation for Sequential Circuits Using Knowledge Obtained from Synthesis for Testability(Dependable Computing)
- Non-scan Design for Single-Port-Change Delay Fault Testability (特集:システムLSI設計とその技術)
- A DFT Selection Method for Reducing Test Application Time of System-on-Chips(SoC Testing)(Test and Verification of VLSI)
- A Test Plan Grouping Method to Shorten Test Length for RTL Data Paths under a Test Controller Area Constraint(Test)(Dependable Computing)
- A Test Plan Grouping Method to Shorten Test Length for RTL Data Paths under a Test Controller Area Constraint
- Design for Two-Pattern Testability of Controller-Data Path Circuits
- Analyzing Path Delay Fault Testability of RTL Data Paths:A Non-Scan Approach (デザインガイヤ2000) -- (VLSIの設計/検証/テスト及び一般)
- Analyzing Path Delay Fault Testability of RTL Data Paths: A Non-Scan Approach (デザインガイヤ2000) -- (VLSIの設計/検証/テスト及び一般)
- Program-Based Delay Fault Self-Testing of Processor Cores
- Program-Based Delay Fault Self-Testing of Processor Cores (デザインガイア2003--VLSI設計の新しい大地を考える研究会)
- Program-Based Delay Fault Self-Testing of Processor Cores (デザインガイア2003--VLSI設計の新しい大地を考える研究会)
- Program-Based Delay Fault Self-Testing of Processor Cores (デザインガイア2003--VLSI設計の新しい大地を考える研究会)
- Wait-Free Linearizable Distributed Shared Memory
- Parallel Algorithms for the All Nearest Neighbors of Binary Image on the BSP Model
- High-Level Synthesis for Weakly Testable Data Paths(Special Issue on Test and Diagnosis of VLSI)
- A Simple Parallel Algorithm for the Medial Axis Transform (Special Issue on Architectures Algorithms and Networks for Massively parallel Computing)
- SPIRIT: A High Robust Combinational Test Generation Algorithm (デザインガイヤ2000) -- (VLSIの設計/検証/テスト及び一般)
- FOREWORD (Special Issue on Synthesis and Verification of Hardware Design)
- Performance Analysis of Parallel Test Generation for Combinational Circuits
- Optimal Granularity of Parallel Test Generation on the Client-Agent-Server Model
- SPIRIT:A High Robust Combinational Test Generation Algorithm (デザインガイヤ2000) -- (VLSIの設計/検証/テスト及び一般)
- SPIRIT:A High Robust Combinational Test Generation Algorithm (デザインガイヤ2000) -- (VLSIの設計/検証/テスト及び一般)
- Error Identification in At-Speed Scan BIST Environment in the Presence of Circuit and Tester Speed Mismatch(Dependable Computing)
- A Memory Grouping Method for Reducing Memory BIST Logic of System-on-Chips(Dependable Computing)
- Effect of BIST Pretest on IC Defect Level(Dependable Computing)
- Defect Level vs. Yield and Fault Coverage in the Presence of an Unreliable BIST(Dependable Computing)
- A Method of Test Generation for Acyclic Sequential Circuits Using Single Stuck-at Fault Combinational ATPG
- Test Scheduling for Multi-Clock Domain SoCs under Power Constraint
- A Non-scan DFT Method at Register-Transfer Level to Achieve 100% Fault Efficiency (特集:システムLSIの設計技術と設計自動化)
- A New Class of Sequential Circuits with Acyclic Test Generation Complexity(メモリテイストとテスト生成複雑度,VLSI設計とテスト及び一般)
- Design and Optimization of Transparency-Based TAM for SoC Test
- A Practical Threshold Test Generation for Error Tolerant Application
- Fault set partition for efficient width compression
- Non-scan Design for Testability for Synchronous Sequential Circuits Based on Fault-Oriented Conflict Analysis(Fault Tolerance)
- Non-scan Design for Testability for Synchronous Sequential Circuits Based on Fault-Oriented Conflict Analysis
- Non-scan Design for Single-Port-Change Delay Fault Testability