Push-down Stack Architecture to a Minicomputer Interface
スポンサーリンク
概要
- 論文の詳細を見る
This paper presents a new architecture of push-down stack which is implemented by putting some hardware to the interface of a minicomputer HITAC-10. The major advantage of this stack is that it is not a merely last-in-first-out buffer, but it is designed to facilitate a recursive programming. In order to make it possible, the top four cells of the stack are constructed with accessible registers, and the other cells lie in the successive locations of the main memory. Further, in this stack, both overflow and underflow of data from the specified portion of the main memory are detected automatically as I/0 interrupts, so that it is possible to construct the software routine independently which can save or unsave some of the blocks of the stack in the main memory to/from the secondary memory. The method for saving and unsaving the stack is also described.
- 一般社団法人情報処理学会の論文
著者
-
Yamashita Kenji
Faculty Of Engineering Keio University
-
Ohdate Shozoh
Faculty of Engineering, Keio University
-
Hishinuma Chiaki
Faculty of Engineering, Keio University
-
Hishinuma Chiaki
Faculty Of Engineering Keio University
-
Ohdate Shozoh
Faculty Of Engineering Keio University