A 4Gb/s Adaptive FFE/DFE Receiver with a Data-Dependent Jitter Measurement

スポンサーリンク

概要

• 論文の詳細を見る

• This paper presents an adaptive FFE/DFE receiver with an algorithm that measures the data-dependent jitter. The proposed adaptive algorithm determines the compensation level by measuring the input data-dependent jitter. The adaptive algorithm is combined with a clock and data recovery phase detector. The receiver is fabricated in with 0.13µm CMOS technology, and the compensation range of equalization is up to 26dB at 2GHz. The test chip is verified for a 40 inch FR4 trace and a 53cm flexible printed circuit channel. The receiver occupies an area of 440µm × 520µm and has a power dissipation of 49mW (excluding the I/O buffers) from a 1.2V supply.

• 2011-11-01

著者

• Kang Jin-Ku

  School of Electronics Engineering, Inha University

• Kang Jin-ku

  School Of Electrical And Computer Engineering Inha University

• Moon Yong-hwan

  School Of Electronics Engineering Inha University

• KIM Tae-Ho

  School of Electronics Engineering, Inha University

• Kim Tae-ho

  School Of Electronics Engineering Inha University

関連論文

• SSCG with Hershey-Kiss modulation profile using Dual Sigma-Delta modulators
• A Delay Locked Loop Circuit with Mixed Mode Phase Tuning Technique
• All Digital DLL with Three Phase Tuning Stages(Papers Selected from 2003 International Technical Conference on Circuits/Systems, Computers and Communications(ITC-CSCC 2003))
• A 4Gb/s Adaptive FFE/DFE Receiver with a Data-Dependent Jitter Measurement

スポンサーリンク