A Large "Read" and "Write" Margins, Low Leakage Power, Six-Transistor 90-nm CMOS SRAM
スポンサーリンク
概要
- 論文の詳細を見る
We developed and applied a new circuit, called the “Self-controllable Voltage Level (SVL)” circuit, to achieve an expanded “read” and “write” margins and low leakage power in a 90-nm, 2-kbit, six-transistor CMOS SRAM. At the threshold voltage fluctuation of 6σ, the minimum supply voltage of the newly developed (dvlp.) SRAM for “write” operation was significantly reduced to 0.11V, less than half that of an equivalent conventional (conv.) SRAM. The standby leakage power of the dvlp. SRAM was only 1.17µW, which is 4.64% of that of the conv. SRAM at supply voltage of 1.0V. Moreover, the maximum operating clock frequency of the dvlp. SRAM was 138MHz, which is 15% higher than that (120MHz) of the conv. SRAM at VMM of 0.4V. An area overhead was 0.81% that of the conv. SRAM.
- 2011-04-01
論文 | ランダム
- 当代中国84詞 : キーワードで読み解く今の中国(8)(22)国務院/(23)全国人民代表大会=人大/(24)政治協商会議=政協
- マネーマエストロ養成講座(88)中国人民元への投資は有望な選択肢となり得るか?
- 中国人民解放空軍の航空宇宙戦力について(その1)
- より高度な認識力を獲得する手段としての信仰--知識と信仰の融合
- 循環型社会構築(第40回)廃棄物処理と放射能(その3)原発事故後の福島を訪れて