Quadrature Hartley VCO and Injection-Locked Frequency Divider

スポンサーリンク

概要

• 論文の詳細を見る

• Novel low phase noise quadrature voltage-controlled oscillator (QVCO) and quadrature injection locked frequency divider (QILFD) with two coupled Hartley VCOs are proposed and implemented using the standard TSMC 0.18μm CMOS 1P6M process. The QVCO employs pMOS as the core to reduce the up-conversion of low-frequency device noise to RF phase noise. It uses super-harmonic coupling technique to couple two differential Hartley VCOs and four small-size coupling transistors to set the directivity of quadrature output phases. At the 1.7V supply voltage, the output phase noise of the QVCO is -124dBc/Hz at 1MHz offset frequency from the carrier frequency of 4.12GHz, and the figure of merit is -185dBc/Hz. At the supply voltage of 1.7V, the total power consumption is 13.1mW. At the supply voltage of 1.5V, the tuning range of the free-running QILFD is from 2.05GHz to 2.36GHz, about 310MHz, and the locking range of the ILFD is from 3.99 to 5.19GHz, about 1.20GHz, at the injection signal power of 0dBm.

• （社）電子情報通信学会の論文
• 2008-08-01

著者

• JANG Sheng-Lyang

  Department of Electronic Engineering, National Taiwan Institute of Technology

• Huang Jhin‐fang

  Dept. Of Electronic Engineering National Taiwan University Of Science And Technology

• Lee Chien-feng

  Dept. Of Electronic Engineering National Taiwan Univ. Of Science And Technology

• Chang Chia-wei

  Dept. Of Electronic Engineering National Taiwan Univ. Of Science And Technology

• CHANG Chia-Wei

  Department of Electronic Engineering, National Taiwan University of Science and Technology

• WU Sheng-Chien

  Department of Electronic Engineering, National Taiwan University of Science and Technology

• LEE Chien-Feng

  Department of Electronic Engineering, National Taiwan University of Science and Technology

• TSAI Lin-yen

  Department of Electronic Engineering, National Taiwan University of Science and Technology

• HUANG Jhin-Fang

  Department of Electronic Engineering, National Taiwan University of Science and Technology

• Tsai Lin-yen

  Department Of Electronic Engineering National Taiwan University Of Science And Technology

• Wu Sheng-chien

  Department Of Electronic Engineering National Taiwan University Of Science And Technology

• Jang Sheng‐lyang

  Dept. Of Electronic Engineering National Taiwan University Of Science And Technology

• Jang Sheng-lyang

  Department Of Electronic Engineering National Taiwan Institute Of Technology

• Huang Jhin-fang

  Department Of Electronic Engineering National Taiwan University Of Science And Technology

• Huang Jhin-fang

  Dept. Of Electronic Engineering National Taiwan Univ. Of Science And Technology

関連論文

• An Analytical Fully-Depleted Silicon-on-Insulator Metal-Oxide-Semiconductor Field-Effect-Transistor Model Considering the Effects of Self-Heating, Source/Drain Resistance, Impact-Ionization, and Parasitic Bipolar Junction Transistor
• A Simple, Analytical and Complete Deep-Submicrometer Fully Depleted Silicon-on-Insulator Metal-Oxide-Semiconductor Field-Effect-Transistor Model Considering Velocity Overshoot
• Divide-by-3 Injection-Locked Frequency Divider Using Two Linear Mixers
• Quadrature VCOs Using Single-Ended Injected Injection-Locked Frequency Dividers
• Quadrature Hartley VCO and Injection-Locked Frequency Divider
• Divide-by-3 LC Injection Locked Frequency Divider Implemented with 3D Inductors
• A Wide Locking Range Injection Locked Frequency Divider with Quadrature Outputs
• Design and Implement of High Performance and Miniaturization of SIR Microstrip Multi-Band Filters(Resonators & Filters, Recent Technologies of Microwave and Millimeter-Wave Devices Focusing on Miniaturization and Advancement in Performanc
• A New Post-stress Drain Current Model for Surface-channel p-Type Metal-Oxide-Semiconductor-Field-Effect-Transistors
• A Compact Buried-Channel Lightly-Doped-Drain Metal-Oxide-Semiconductor-Field-Effect-Transistor Model
• Dual-Band CMOS Injection-Locked Frequency Divider with Variable Division Ratio
• A Quadrature CMOS VCO Using Transformer Coupling and Current Reuse Topology(Devices/Circuits for Communications)
• A Physics-Based Short-Channel Current-Voltage Model for Lightly-Doped-Drain Metal-Oxide-Semiconductor Field-Effect-Transistors
• Complete Deep-Submicron Metal-Oxide-Semiconductor Field-Effect-Transistor Drain Current Model Including Quantum Mechanical Effects
• New Submicron and Deep-Submicron Metal-Oxide-Semiconductor Field-Effect-Transistor I-V and C-V Model
• Deep-Submicron Lightly-Doped-Drain and Single-Drain Metal-Oxide-Semiconductor Transistor Drain Current Model for Circuit Simulation
• A 0.18 μm CMOS Wide-Band Injection-Locked Frequency Divider Using Push-Push Oscillator
• 1.5-V 6-10GHz Broadband CMOS LNA and Transmitting Amplifier for DS-UWB Radio
• A Dual-Band Dual-Resonance Quadrature Injection-Locked Frequency Divider
• The 12MHz Switched Capacitor Low-Pass Filter Chip Design for WiMAX Applications
• A 5.6-GHz 1-V Low Power Balanced Colpitts VCO in 0.18-µm CMOS Process

もっと見る 閉じる

スポンサーリンク