Low-Capacitance and Fast Turn-on SCR for RF ESD Protection
スポンサーリンク
概要
- 論文の詳細を見る
With the smaller layout area and parasitic capacitance under the same electrostatic discharge (ESD) robustness, silicon-controlled rectifier (SCR) has been used as an effective on-chip ESD protection device in radio-frequency (RF) IC. In this paper, SCRs with the waffle layout structures are studied to minimize the parasitic capacitance and the variation of the parasitic capacitance within ultra-wide band (UWB) frequencies. With the reduced parasitic capacitance and capacitance variation, the degradation on UWB RF circuit performance can be minimized. Besides, the fast turn-on design on the low-capacitance SCR without increasing the I/O loading capacitance is investigated and applied to an UWB RF power amplifier (PA). The PA co-designed with SCR in the waffle layout structure has been fabricated. Before ESD stress, the RF performances of the ESD-protected PA are as well as that of the unprotected PA. After ESD stress, the unprotected PA is seriously degraded, whereas the ESD-protected PA still keeps the performances well.
- (社)電子情報通信学会の論文
- 2008-08-01
著者
-
KER Ming-Dou
Nanoelectronics and Gigascale Systems Laboratory, Institute of Electronics, National Chiao-Tung Univ
-
Ker Ming-dou
Nanoelectronics And Gigascale Systems Laboratory Institute Of Electronics National Chiao-tung Univer
-
LIN Chun-Yu
Nanoelectronics and Gigascale Systems Laboratory, Institute of Electronics, National Chiao-Tung Univ
-
MENG Guo-Xuan
Nanoelectronics and Gigascale Systems Laboratory, Institute of Electronics, National Chiao-Tung Univ
-
Lin Chun‐yu
Nanoelectronics And Gigascale Systems Laboratory Institute Of Electronics National Chiao-tung Univer
-
Meng Guo-xuan
Nanoelectronics And Gigascale Systems Laboratory Institute Of Electronics National Chiao-tung Univer
関連論文
- Circuit Performance Degradation of Switched-Capacitor Circuit with Bootstrapped Technique due to Gate-Oxide Overstress in a 130-nm CMOS Process
- Low-Capacitance and Fast Turn-on SCR for RF ESD Protection
- Impedance-Isolation Technique for ESD Protection Design in RF Integrated Circuits
- Novel Implantation Method to Improve Machine-Model Electrostatic Discharge Robustness of Stacked N-Channel Metal-Oxide Semiconductors (NMOS) in Sub-Quarter-Micron Complementary Metal-Oxide Semiconductors (CMOS) Technology : Semiconductors
- Design and Implementation of Readout Circuit with Threshold Voltage Compensation on Glass Substrate for Touch Panel Applications
- A CMOS Bandgap Reference Circuit for Sub-1-V Operation without Using Extra Low-Threshold-Voltage Device(Electronic Circuits)
- Dummy-Gate Structure to Improve Turn-on Speed of Silicon-Controlled Rectifier (SCR) Device for Effective Electrostatic Discharge (ESD) Protection
- High-Current Characterization of Polysilicon Diode for Electrostatic Discharge Protection in Sub-Quarter-Micron Complementary Metal Oxide Semiconductor Technology
- Active Electrostatic Discharge (ESD) Device for On-Chip ESD Protection in Sub-Quarter-Micron Complementary Metal-Oxide Semiconductor (CMOS) Process