Configuration Sharing to Reduce Reconfiguration Overhead Using Static Partial Reconfiguration
スポンサーリンク
概要
- 論文の詳細を見る
Reconfigurable architectures are one of the most promising solutions satisfying both performance and flexibility. However, reconfiguration overhead in those architectures makes them inappropriate for repetitive reconfigurations. In this paper, we introduce a configuration sharing technique to reduce reconfiguration overhead between similar applications using static partial reconfiguration. Compared to the traditional resource sharing that configures multiple temporal partitions simultaneously and employs a time-multiplexing technique, the proposed configuration sharing reconfigures a device incrementally as an application changes and requires a backend adaptation to reuse configurations between applications. Adopting a data-flow intermediate representation, our compiler framework extends a min-cut placer and a negotiation-based router to deal with the configuration sharing. The results report that the framework could reduce 20% of configuration time at the expense of 1.9% of computation time on average.
- (社)電子情報通信学会の論文
- 2008-11-01
著者
-
Kim Tag
Department Of Electrical Engineering And Computer Science Korea Advanced Institute Of Science And Te
-
JUNG Sungjoon
Department of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and T
-
Jung Sungjoon
Department Of Electrical Engineering And Computer Science Korea Advanced Institute Of Science And Te
関連論文
- Creolar bodies in asthmatic children
- Configuration Sharing to Reduce Reconfiguration Overhead Using Static Partial Reconfiguration
- Performance Evaluation of Concurrent System Using Formal Model : Simulation Speedup(Concurrent System Technology)
- Active Multicast Congestion Control with Hop-by-Hop Credit-Based Mechanism
- Trace-Driven Performance Simulation Modeling for Fast Evaluation of Multimedia Processor by Simulation Reuse(Simulation and Verification, VLSI Design and CAD Algorithms)
- Top-Down Retargetable Framework with Token-Level Design for Accelerating Simulation Speed of Processor Architecture(Simulation Acceletor)(VLSI Design and CAD Algorithms)
- Performance Evaluation of Concurrent System Using Formal Model : Simulation Speedup
- A high supply voltage bandgap reference circuit using drain-extended MOS devices