16GHz CMOS LNA design without Source degeneration inductor (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
スポンサーリンク
概要
- 論文の詳細を見る
A Ku-band CMOS low noise amplifier (LNA) without source degeneration inductor have been designed in a 0.18μm CMOS process. Design procedure and simulation results are presented in this paper. This makes the design easy and straightforward. Without source degeneration inductor technique is used as the input and proper noise matching, which increases the overall gain and decrease noise figure in Ku-band. With a 1.4V supply, the LNA achieve gain of 9.47dB, noise figure of 4.08 dB and input third-order intercept points (IIP3) of +7.54dBm respectively. The LNA exhibits 8.96 mA of current and achieves 12.54mW of power dissipation.
- 社団法人電子情報通信学会の論文
- 2005-06-21
著者
-
Shin Hyungcheol
Inter-University Semiconductor Research Center and School of Electrical Engineering and Computer Sci
-
Jhon Hee
Inter-university Semiconductor Research Center (isrc) And School Of Electrical Engineering Seoul Nat
-
Oh Tae
Inter-university Semiconductor Research Center (isrc) And School Of Electrical Engineering Seoul Nat
-
Choi Seung
Inter-University Semiconductor Research Center (ISRC), and School of Electrical Engineering, Seoul N
関連論文
- A new cone-type 1T DRAM cell (Electron devices)
- Independent Gate Twin-bit SONOS flash memory with split-gate effect (Silicon devices and materials)
- A New Cone-Type 1T DRAM Cell(Session 2A : Memory 1)
- A New Cone-Type 1T DRAM Cell(Session 2A : Memory 1)
- Independent Gate Twin-bit SONOS Flash Memory with Split-gate Effect(Session 8A : Memory 2)
- Study on Dependence of Self-Boosting Channel Potential on Device Scale and Doping Concentration in 2-D and 3-D NAND-Type Flash Memory Devices
- Study on Dependence of Self-Boosting Channel Potential on Device Scale and Doping Concentration in 2-D and 3-D NAND-Type Flash Memory Devices
- Application of the Compact Channel Thermal Noise Model of Short Channel MOSFETs to CMOS RFIC Design
- Design of Vertical Nonvolatile Memory Device Considering Gate-Induced Barrier Lowering (GIBL)(Session4A: Nonvolatile Memory)
- 3-dimensional Terraced NAND (3D TNAND) Flash Memory(Session4A: Nonvolatile Memory)
- Design of Vertical Nonvolatile Memory Device Considering Gate-Induced Barrier Lowering (GIBL)(Session4A: Nonvolatile Memory)
- 3-dimensional Terraced NAND (3D TNAND) Flash Memory(Session4A: Nonvolatile Memory)
- Establishing Read Operation Bias Schemes for 3-D Pillar Structure Flash Memory Devices to Overcome Paired Cell Interference (PCI)
- An Analytic Current-Voltage Equation for Top-contact OTFTs Including the Effects of Variable Series Resistance
- Low Hysteresis Organic Thin-Film Transistors and Inverters with Hybrid Gate Dielectric
- Independent Gate Twin-bit SONOS Flash Memory with Split-gate Effect(Session 8A : Memory 2)
- Analyses on Current Characteristics of 3-D MOSFET Determined by Junction Doping Profiles for Nonvolatile Memory Devices(Novel MOSFET Structures,Fundamentals and Applications of Advanced Semiconductor Devices)
- Capacitorless DRAM Cell with Highly Scalable Surrounding Gate Structure
- Analyses on Current Characteristics of 3-D MOSFET Nonvolatile Memory Devices Determined by Junction Doping Profiles(Session 7A Silicon Devices IV,AWAD2006)
- Analyses on Current Characteristics of 3-D MOSFET Nonvolatile Memory Devices Determined by Junction Doping Profiles(Session 7A Silicon Devices IV,AWAD2006)
- Analyses on Current Characteristics of 3-D MOSFET Nonvolatile Memory Devices Determined by Junction Doping Profiles
- 16GHz CMOS LNA design without Source degeneration inductor (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
- 16GHz CMOS LNA design without Source degeneration inductor (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
- Simulation Study on Dependence of Channel Potential Self-Boosting on Device Scale and Doping Concentration in 2-D and 3-D NAND-Type Flash Memory Devices
- Simulation of Retention Characteristics in Double-Gate Structure Multi-Bit SONOS Flash Memory
- 3-Dimensional Terraced NAND (3D TNAND) Flash Memory-Stacked Version of Folded NAND Array
- Application of the Compact Channel Thermal Noise Model of Short Channel MOSFETs to CMOS RFIC Design
- Establishing Read Operation Bias Schemes for 3-D Pillar Structure Flash Memory Devices to Overcome Paired Cell Interference (PCI)
- FN Stress Induced Degradation on Random Telegraph Signal Noise in Deep Submicron NMOSFETs
- Investigating programming motivation sources from student behavior (教育工学)
- Accurate Extraction of the Trap Depth from RTS Noise Data by Including Poly Depletion Effect and Surface Potential Variation in MOSFETs(Ultra-Thin Gate Insulators,Fundamentals and Applications of Advanced Semiconductor Devices)
- Design Consideration for Vertical Nonvolatile Memory Device Regarding Gate-Induced Barrier Lowering (GIBL)
- Implementation of Channel Thermal Noise Model in CMOS RFIC Design(Session8A: Si Devices III)
- Implementation of Channel Thermal Noise Model in CMOS RFIC Design(Session8A: Si Devices III)