スポンサーリンク
Univ. Kitakyushu Kitakyushu‐shi Jpn | 論文
- A Secure Test Technique for Pipelined Advanced Encryption Standard
- A Performance-Driven Circuit Bipartitioning Method Considering Time-Multiplexed I/Os(Discrete Mathematics and Its Applications)
- Optimal Time-Multiplexing in Inter-FPGA Connections for Accelerating Multi-FPGA Prototyping Systems
- Scan-Based Side-Channel Attack against RSA Cryptosystems Using Scan Signatures
- An Incremental Placement Algorithm for Building Block Layout Design Based on the O-Tree Representation(Floorplan and Placement, VLSI Design and CAD Algorithms)
- An Algorithm for Improving the Signal to Noise Ratio of Noisy Complex Sinusoidal Signals Using Sum of Higer-Order Statistics
- μ-Law Based HDR Coding and Its Error Analysis
- A Hardware/Software Cosynthesis System for Digital Signal Processor Cores (Special Section on VLSI Design and CAD Algorithms)
- A Depth-Constrained Technology Mapping Algorithm for Logic-Blocks Composed of Tree-Structured LUTs (Special Section on Selected Papers from the 11th Workshop on Circuits and Systems in Karuizawa)
- A Fast Scheduling Algorithm Based on Gradual Time-Frame Reduction for Datapath Synthesis
- An FPGA Layout Reconfiguration Algorithm Based on Global Routes for Engineering Changes in System Design Specifications(Special Section on Discrete Mathematics and Its Applications)
- Greedy Optimization Algorithm for the Power/Ground Network Design to Satisfy the Voltage Drop Constraint
- Watermarking for HDR Image Robust to Tone Mapping
- Greedy Algorithm for the On-Chip Decoupling Capacitance Optimization to Satisfy the Voltage Drop Constraint