スポンサーリンク

Department of Electronics Engineering, the University of Tokyo | 論文

• Multi-Level Bounded Model Checking with Symbolic Counterexamples
• Word-Level Equivalence Checking in Bit-Level Accuracy by Synthesizing Designs onto Identical Datapath
• Interconnect-Aware Pipeline Synthesis for Array-Based Architectures
• Multi-Level Bounded Model Checking with Symbolic Counterexamples
• Data Flow Graph Partitioning Algorithms and Their Evaluations for Optimal Spatio-temporal Computation on a Coarse Grain Reconfigurable Architecture
• Performance Estimation with Automatic False-Path Detection for System-Level Designs

スポンサーリンク