スポンサーリンク
Department of Computer Science and Engineering Waseda University | 論文
- Energy-efficient High-level Synthesis for HDR Architectures with Clock Gating Based on Concurrency-oriented Scheduling
- A Delay-variation-aware High-level Synthesis Algorithm for RDR Architectures